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FOREWORD
This Final Report covers the work performed by the Autonetics Avionics and
Sensors Division of North American Rockwell Corporation under a study contract
entitled Voter-Comparator-Switch Optimization Study. This report is submitted
to the National Aeronautics and Space Administration's Manned Spacecraft Center
under the requirements of Contract NAS9-11835. The study covered the period from
4 May 1971 through 3 January 1972. Autonetics' Program Manager was J. Jurison.
Key participants in this study were D. B. Brosius, R. K. Kibby, L. J. Koczela
and J. Swetz. The NASA Technical Monitor was P. E. Sollock.
ABSTRACT
The report covers the design optimization and simulation effort of the ,
Voter-Comparator Switch (VCS) element. The VCS is an adaptive voter element
that performs failure detection and reconfiguration function in a computer
system designed to tolerate any three single failures in a fail-operational-
f ail-operational-fail-safe manner. Detailed logic equations were developed
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the Reconfigurable G§C Computer Study Contract (NAS9-10416) Autonetics
defined a redundant computer and data bus system which satisfied the requirement
to operate through three failures in a fail-operatidnal-fail-operational-fail-
safe manner (Ref. 1). During the course of the study it became apparent that
some type of adaptive voter element was necessary to accomplish certain types
of failure detection and reconfiguration functions which were beyond the capa-
bilities of autonomous, redundant computers. As the requirements for this
voter were defined, a unique element, the VCS (Voter- comparator- switch) , evolved.
The purpose of the VCS Optimization Study was to pursue the design of the VCS
device to a stage where hardware, Usable with off-the-shelf computers, could be
developed. The effort consisted of the logical design and computer simulation
to perform detailed evaluation of VCS operation under different operating conditions,
1.2 PROGRAM OVERVIEW
The study covered the time interval from May 4, 1971 through January 3,
1972. It was divided into the following major tasks (Ref . 2) :
1. VCS design optimization
2. Simulation program modification
3. Evaluation program definition
4. Evaluation program performance
5. Detailed hardware design
The VCS design optimization task consisted of modification of the basic
VCS element that was described in the final report of the Reconfigurable G§C
Computer Study (Ref. 1). The major modifications were (1) making the VGS
physically separate from the computer and (2) defining an interface that would
permit ease of mating with any general purpose aerospace computer. A parallel
by bit and serial by byte interface using eight bit bytes and odd parity as
a ninth bit was selected. The functional step by step operation of the VCS
was defined in flow chart form and the boolean equation describing the logic
necessary to implement these operations were written. The logic equations and
flow charts are included in Appendix A and B of this report, repectively.
The objective of the simulation program modification task was to extend
the computer system simulator developed during the Reconfigurable GfJC Computer
Study Contract to enable logic level simulation of the VCS device. Provision
for component level fault simulation was included to allow simulation of logic
gate failures. The simulator program was written in the Fortran IV language
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and was designed for execution on IBM S360/85 and the XDS Sigma 5. Initial
development and debugging took place on the IBM S360/85 at Autonetics. The
final degugging and the design evaluation was performed on the XDS Sigma 5 at
NASA MSC. Section 3.1 describes the operation and the capabilities of the
simulation program.
The objective of the evaluation program definition was to develop and docu-
ment' a j>lan' for conducting an evaluation of the VCS design with particular con-,
cern for the identification and elimination of single.point failures. It con-
sisted of two primary, efforts. The first effort was to determine the overall
approach to be used in the evaluation process. Essentially this required.determi-
ning answers to two basic questions: (1) how is the VCS logic to be exercised :
while the logic faults are simulated? and (2) how.is VCS operation to be monitored
and assessed during the fault simulation? The second effort under this task was
to document the plan and procedures required to perform the evaluation. This plan
consisted of a description of the overall evaluation plan and the detailed pro-
cedures, in terms of card deck setup, computer operating procedures, etc for con-
ducting the simulations. The plan was submitted to NASA MSC in the Monthly
Progress Report No. 5 (Ref. 3).
The evaluation program performance task covered the actual simulation activity
in accordance with the Evaluation Program Plan. The simulation runs were mostly
made of the XDS Sigma 5 computer at NASA MSC. After initial debugging phase
where Autonetics provided on site support at MSC, the data were mailed to
Autonetics for analysis. Section 3.2 of this report contains a description
of the evaluation program and provides a summary of the evaluation results,
showing the number of cases run, number of faults detected, significant statistics
and conclusions.
During the detailed hardware design phase the original logic equations
and flow charts were updated and modified based upon the results of the evaluation
program. Up to this point the design had been carried out to the functional
and logic level and kept purposely independent of any specific semiconductor
technology. The objective of this phase was to consider hardware design aspects
of the VCS and prepare a model specification which could be used for preparation
of an RFP for fabrications with state-of-the-art integrated circuit technology.
MOS technology was selected by NASA as the most desirable technology for VCS
implementation.
Section 2.4 describes the recommended mechanization and provides a discussion
of the key design considerations. The model specification for the VCS element
appears in Appendix C.
1.3 RESULTS, CONCLUSIONS, AND RECOMMENDATIONS
The VCS design defined during the Re configurable G§C Computer Study has
been modified to operate as an add-on device to a set of redundant general purpose
aerospace digital computers to achieve fault tolerance to three failures in a fail-
operational-fail-operational-fail-safe manner. A complete set of logical equations
and functional flow charts have been prepared and the complete logic has been
simulated to (1) answer that the logic will perform as specified under no-fault
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conditions and (2) that internal component failures in the VCS will not cause
errors to propagate through the computers, data buses or other systems. The results
have provided a high degree of confidence that these objectives have been met.
The design has been carried to a point where hardware fabrication with MDS tech-
nology can be initiated. Such a system optimized for minimum number of components
in the logic section will require a total of eight M3S/LSI devices of six types.
It is recommended that Standard TTL bipolar circuits be used for mechanizing
interface circuitry and clock generation. All components can be mounted on a plug
in module with a minimum area of 40 square inches for component mounting.
An alternate design approach which can potentially reduce the VCS development
cost appears to be microprogrammed control, using semiconductor read-only memories
(ROMS). If the minimization of the development cost is the prime factor to be
considered, then it is recommended that the microprogrammed design approach be





2.1 OVERALL SYSTEM CONCEPT
The VCS is designed for application in redundant computer systems. It
evolved out of the triple failure tolerant computer system designed during the
Reconfigurable G§C Computer Study. This section presents the basic design concept
of that computer system. However, it should be noted that the VCS device can
be used in other fault tolerant systems to perform comparison and/or voting on
redundant digital data from multiple sources and to prevent error propagation
through the system. Section 2.3 describes the use of the VCS from a general
system application standpoint.
The system uses quad redundant computers and VCS elements providing the
ability to withstand failure of any three components in a fail-operational-fail-
operational-fail-safe (FOOS) manner. The first two failures are tolerated in
a fail operational manner, meaning that 100% error detection capability and 100%
reconfiguration effectiveness are provided with no degradation in performance.
The third failure is also detected in 100% cases; however, the fail safe require*
ment permits slower reconfiguration that can be met by a combination of self test
software and hardware within the individual computers.
The computer system consists of four computers and four I/O busses that inter-
face with local processors of external subsystems. These computers are inter-
connected to achieve a POOS computer system as shown in Figure 2-1. Each computer
contains a connection to one of the four external I/O busses in the system. In
addition, each computer contains four interconnections: three receive channels,
one from each of the other computers, and one output channel to all the other
computers; it is via these connections that the voter-comparator-switch (VCS)
concept is mechanized to implement adaptive voting.
The VCS concept enables the computer system to be operated in a variety
of modes: four-way voting (all four computers doing the same job, with one or
more of the VCSs voting on the I/O information), three-way voting with the other
computer dormant or doing a different job, two-way comparison with the other
two computers also in comparison or doing distinct jobs, and four non-redundant
computers. The mode is under the control of the software executive system which
is distributed among all the computers. The executive is redundant, in a distri-
buted sense, to satisfy the FOOS requirement. The level of redundancy of the
computations nay be changed under software control by changing the mode of the
system.
The VCS is designed such that the condition of its operating state and the



































The four computers each operate on their own independent clock. Redundant
data operated on by the VCS is required to be in synchronization within a specified
tolerance; this data is not required to be in bit sync.
The VCS device is capable of operating on redundant data in a majority voting
or a comparison mode, thereby performing a redundancy reduction of either 4:1,
3:1, or 2:1, or it may operate on non-redundant data. The device is adaptive
in that it may be switched into different modes. The device is also adaptive
to failures in the computer system by means of adaptive majority logic.
The diagram indicating the basic architecture of the VCS device and the
interface between the VCS and computer I/O is shown in Figure 2-2. The VCS device
communicates on the I/O bus to the external subsystems; it has as inputs, the
outputs of the I/O sections of the four computers. As shown, these inputs to
the VCS may be used by the voting, comparison, or selector logic. This logic
is directed by the matrix section of the VCS, which operates on the principle
of adaptive majority logic. Its function is to control the mode of the voter-
comparator-selector logic block and to decide which computers are failed or non-
failed. These functions are implemented by means of a P matrix and a R matrix.
The P matrix (4 x 4) contains each computer's opinion of the failure status
of the other computers and the majority decision of the failure status of each
computer. Essentially this matrix contains the failure status of the computer
system. The failure status decision on an individual computer is derived from
the other computers' failure opinions and the go/no-go self test results from
the built-in test equipment in each computer. The decisions are arrived at on
the basis of adaptive majority logic.
The R matrix represents the desired mode of operation. It operates under
a majority decision rule as to the selection of the mode. Further, it is adaptive
in that the P matrix is used to determine which computers are failed and should
be ignored in the R matrix. The R matrix is also a 4 x 4 matrix and is set directly
by the computers. The R matrix logic directs the connections to the voter-
comparator-selector logic to implement the mode of operation.
The VCS device constitutes the primary means of failure detection in the
computer system since an erroneous input to the voter may be readily detected.
In addition, each computer contains self test capability that provides autonomous
failure detection to a specified confidence level; this capability is used to
aid the computer system failure reconfiguration operations.
A description of the I/O process for outputting data to the external sub-
systems when operating in a three-way voting mode is shown in Figure 2-3. Computers
1, 2, and 3 are shown as operating in a voting mode, computer 4 could be performing
another task or in a failed state. The VCS receives three copies of the message
and transmits the majority on the bus. Simultaneously, the lOPs of computers
1, 2, and 3 monitor the transmitted message by the "loop around" design of the
bus. This monitoring process consists of comparing the information sent to the
VCS with that transmitted on the bus, any discrepancies are noted, and "go" -
"no-go" code is sent to the VCS by each IOP at the end of the monitoring pro-
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bus. The lOPs also monitor the go/no-go code transmitted on the bus to determine
if they are in agreement with the majority. The IDPs contain automatic message
re-transmission capabilities in case of a majority no-go opinion. Based on the
monitored go/no-go code, the lOPs either proceed to the next message or re-
transmit the last message. This re-transmission is attempted twice with the same
VCS, if three successive transmissions fail, the lOPs then switch over to a new
VCS. Three successive transmission failures with the new VCS will result in the
lOPs proceeding on to the next message in the IOP sequence. The IOP also stores
status words at the end of each message which indicate the occurrence of any
errors or retries in the transmission process.
The process of inputting data from external subsystems for the same mode
of operation, namely, three-way voting is quite similar. The command to input
data to the computer systems is sent to the external subsystem over one bus. However,
the data is sent to the computer system over multiple busses. Further, the data
received over a bus is sent to all the lOPs; therefore, each IOP will receive
three copies of the data sent to the computer system. This redundant set of input
data received by each IOP is used in a software voting process by the CPU.
2.2 FUNCTIONAL DESCRIPTION OF THE VCS
2.2.1 VCS Organization
The VCS provides a means of preventing bad data from being sent to subsystems
from a multiple computer system. In addition, the VCS provides data to enhance
the fault detection and isolation capability of the system.
The VCS is divided into five functional areas: .





The functional organization of the VCS is shown in Figure 2-4.
Each of the functional areas will be described in detail in the following
paragraphs. The clock section of the VCS will be described in detail in section






The VCS contains four identical input channels that provide the interface
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operate independently of each other and are turned on and off by commands from
the computer connected to that input channel. A block diagram of an input channel
is shown in Figure 2-5..-,
Input channel operation is determined by control bytes received from the
computer. There are three types of operations that are possible:
1. Transfer of data to the voter section of the VCS.
2. Transfer of data to the matrix section of the VCS.
3. Transfer of data requests to the matrix section of the
.VCS.' ' ' • "':' ' • " " ' • ' " '
The control byte is made up of the following fields:






The VCS address field consists of four bits where each bit represents one
of the four possible VCS units in the system. A binary one in the proper bit
position will cause a particular VCS to operate according to the control byte.
The use of individual bits for each VCS permits a computer to address up to four
VCS units simultaneously. The type code field specifies whether the operation
is to involve the voter or matrix section of the computer. A binary zero indicates
the voter section and a binary one indicates the matrix section. The matrix
operation code field is valid only if the type code field contains a binary one.
The operation defined by the matrix operation code field are:
Operation Bit Position
1. Set S matrix to zero and set R and P
matrices t o value 0 0 0
2. Set R and P matrix to value 0 01
3 . S e t S matrix t o zero O i l
4 . Sample a l l matrices 1 0 0
5. Sample P matrix diagonal and the
operating mode register 1 1 1
6. Sample S matrix 11 1
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The physical interface between the input channel and the computer consists
of the following signals:
Signal - Quantity Source
1. Data 8 Computer
2. Parity ''
 ; 1 Computer
3. Computer No Go 1 Computer
4. End of Message 1 Computer
5 . Data Strobe , 1 Computer
6. Next Byte 1 VCS
7. Bad Parity 1 VCS
The signals from the computer are bussed to all VCS units in the system
while the signals from the VCS are not. Thus, the computer sees six more signals
in the interface than the VCS units do. Data are transferred in bit parallel,
byte serial fashion with each byte having eight bits and an odd parity bit. A
message contains a control byte and zero or more data bytes. The VCS imposes
no limit on the number of data bytes contained in a message.
2.2.2.2 Control Byte Transfer Operation
All operations of the input channel begin when the data strobe line from
the computer is set true with the input channel in the idle mode. The data lines
are read into a buffer register A (BRA) and the parity line read into the parity
buffer flip flop (PART). Odd parity for the received byte is generated and stored
in flip flop PAR2.
If PAR! and PAR2 are not in the same state, this indicates bad parity on
the received byte. The input channel sets the parity bad discrete line to the
computer true for the two microseconds and returns to the idle mode. The decision
to retransmit is made by the computer. If PAR! and PAR2 are in the same state,
the parity is correct for the byte and operation continues.
The VCS address field of the control byte is checked to see if a binary one
is in the correct bit position. A binary zero causes the input channel to return
to the idle mode. A binary one causes the address valid flip flop to be set and
the operation proceeds to the testing of the type code field to determine whether
a voter or matrix section operation is to be performed.
2.2.2.3 Data Transfer to Voter Section Operation
This operation is performed if the type code field holds a binary zero.
The next byte line to the computer is set true and the DONE flip flop is zero
set indicating to the voter section that an operation is to begin.
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When the data strobe line from the computer goes true, the byte is read in
and parity checked as for the control byte. If the parity is not correct, the
parity bad line is set true and the input channel waits for the data strobe line
to go true indicating the same by£e is being retransmitted by the computer.
This transmission is repeated until either the parity is received correctly or
the end of message line from the computer goes true. The end of message line
being true causes the input channel to terminate the operation by going to the
idle mode.
Finding the parity to be good, the input channel transfers the contents
of BRA into buffer,register B (8KB) and sets the buffer register B full indicator
(BRBF) true. The next byte line is also set true and the input channel waits ,
for the data strobe line to go true.
As before, when the data strobe line goes true, the data lines are read
into BRA and parity checked. Bad parity is treated as described previously.
Good parity causes the input channel to generate a single odd parity for the two
data bytes that have been received. This is done since the data word length
on the VCS/Local Processor bus is 16 bits plus parity. If the parity on the two
eight bit bytes are the same, then a binary one is placed in a parity buffer
store (PAR4) to be used by the voter section at the appropriate time. If the
two parity bits are not the same, a binary zero is placed in PAR4.
When the load BRB line from the voter section goes true, the contents of
BRA are read into BRB and the BRBF flip flop is zero set. If the end of message
signal from the computer has not been set true up to this point, the input channel
sets the next byte line true and repeats the above actions. If the end of message
line had been set true at sometime, the END flip flop is set true. At this point,
END being true causes the DONE flip flop to be set true. This signifies the end
of the operation for the input channel which goes to the idle mode.
2.2.2.4 Data Transfer to Matrix Section Operation
This operation is performed if the type code field holds a binary one and
the matrix operation code field holds a code specifying a set R and P matrices
or set all matrices operation. First, the contents of BRA are read into BRB and
the next byte line set true. The input channel inputs a data byte as described
in 2.2.2.3 when the data strobe line goes true.
Parity is checked with bad parity causing the input channel to request a
retransmission by setting the parity bad line true. Good parity causes the input
channel to set the matrix interrupt true to the matrix section. The detection
of the interrupt serviced signal from the matrix section going true causes the
contents of BRA to be read into BRB and the matrix interrupt set false. The next
bit time the matrix interrupt is again set true. The operation is terminated
when the interrupt serviced line goes true again. The input channel resets all
controls and goes to the idle mode.
2.2.2.5 Data Request Transfer to Matrix Section Operation
This operation is performed if the type code field holds a binary one and
the matrix operation code field holds a code specifying a set S matrix or sample
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operation. The content is of BRA are read into BRB and the matrix interrupt set
•true. Detecting the interrupt serviced signal going true, the input channel
 :
resets all controls and goesi to this idle mode.
2.2.3 Voter Section • ; -
2.2.3.1 General
The VCS contains one voter section where data from the computer system are
voted upon according to a specified voting mode. The data that meets the voting
requirements are transmitted serially to the local processor (LP). The data from
each computer involved in the voting are compared with the data sent to the LP
with the results of that comparison sent to the matrix section. A block diagram
of the voter section is shown in Figure 2-6;
•. " • • . - - - ; . ' - ' . • . /• ... '
The voter section can operate in four voting modes:
1. Selector mode - Data from one computer and no voting.
2. Comparator mode - Data from any two computers with only
that data that agrees sent to the LP.
3. Three way voting mode - Data from any three computers
with only that data that has majority agreement set to
the LP. • ; ' ' • ' • ' " ' ;' .•'••••' ' ' ' ' ' ' ' '
4. Four way voting mode - Data from four computers with
only that data that has majority agreement set to the
L P . ' • • • - • : • , - : . : ' . • ' - - • - . • • • - . - - .
These modes are determined by the R and P matrices in the matrix section
and indicated to the voter section by one of 15 logic terms being true. Depending
upon which of these terms is true, the conditions for leaving the idle mode of
the voter section are determined.
2.2.3.2 Selector Mode Operation
With this mode specified, the mode control requires either the new mode term
to go true or the specified BRBF indicator to go true to move the mode control
from idle. The new mode term going true means that the matrices in the matrix
section have been changed and the voter section should reset and be ready to enter
a new mode of operation.
When the BRBF indicator goes true, the most significant bit of BRB in the
selected input channel is read into the voter buffer flip flop (VBR). The bit
counter is incremented by one count. Each bit time one bit is shifted serially
from BRB into VBR and the bit counter incremented. The output of VBR is fed into
the transmitter and placed on the LP bus. This continues until the bit counter
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Shifting continues until a count of eight is reached in the bit counter.
The byte counter flip flop (CYCLE) is caused to change state. If the hew state
is one set, the voter section has processed the first eight bits of the LP data
word and continues; shifting bits from BRB as described above. If the new state
is zero set, the full sixteen bits of the LP data word have been processed and
the parity bit held in PAR4 of the input channel is read into VBR as the seventeenth
bit of the data word.
As the parity is shifted out, the DONE signal from the input channel is
checked and, if false, the voter section repeats the previous actions. If the
DONE signal is true, the voter section places the parity bit on the LP bus and
returns to the idle mode. • • .
2.2.3.3 Comparator Mode Operation
This mode is entered when any one of the six terms from the matrix section
that define a comparator mode is true. The voter mode control waits for either
of the BRBF indicators to go true. Detecting one true, a timer is started. If
the timer reaches a count of 15 before the second BRBF indicator goes true, the
mode control will reset to the idle mode. If the second BRBF indicator goes
true before the timer reaches 15, the mode control proceeds with this type of
voting. This timer operation allows time differences of up to 16 microseconds
between the arrival of data from two computers and still have proper operation.
The most significant bits of each BRB of the two selected input channels
are shifted into the voter logic and into the first stage of the status register.
If the two bits agree, VBR is set to that state. If the two bits do not agree,
VBR is not changed. The next bit time VBR is compared with the status of the
first stage flip flops of the status register. Agreement or disagreement is then
entered into the second stage of the status register. The bit counter is incremented
once each time new bits are shifted into the voter logic.
The operation is the same as that in 2.2.3.2 except that there are two inputs
to the voting logic. : This continues until both DONE signals from the two input
channels involved are found to be true. The voter section resets to the idle
mode.
2.2.3.4 Three Way Voting Mode Operation
This mode is entered when any one of the four terms from the matrix section
that define a three way voting mode is true. The mode control waits for a majority
of the BRBF indicators of the input channels involved to go true. A timer is
started when this happens. The voting begins when either all BRBF indicators
go true or the timer reaches the count of 15.
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The voting, taking of status and transmission of the data to the LP units
is the same as described for the comparator mode except that three input channels
are involved. The operation continues until the majority of the input channels
involved set their DONE signals true. The mode control resets to the idle mode.
2.2.3.5 Pour Way Voting Mode Operation
This mode is entered when the term defining this mode is set true by the
matrix section. The operation in this mode is the same as that of 2.2.3.4 except
that all four input channels are involved. This mode is terminated when a maj ority




The matrix section contains the computer status (P) matrix, the VCS mode
(R) matrix and the voting status (S) matrix. These matrices can be set or sampled
by the computers in the system. The R matrix modified by the P matrix determines
the mode of operation of the voter section. A block diagram of the matrix section
is shown in Figure 2-7.
The P matrix contains the status of each computer in the system as a result
of the computer's own self test and the evaluation of a computer by each of the
other computers. Thus, a computer can be declared bad by its own self test results
or by a majority of the non-failed computers declaring the computer to be bad.
Binary ones in the P matrix indicate "good" and zeroes "bad".
The R matrix holds the data received from each computer that specifies the
voting mode to be performed by the VCS. Binary zeroes in this matrix represent
a "don't care" entry by a computer. The output of the R matrix is modified by
the P matrix to form the mode signals for the voter section.
The S matrix holds the results of the comparison of the data received from
each computer and the data sent over the LP bus. Binary ones in the matrix indicate
a disagreement of that computer's data with the transmitted data.
Each of these matrices are sixteen bits in size. Four bits relate to each
of the four computers as follows:
1. Computer A Flip Flops 1 through 4 of each matrix
(First Row)
2. Computer B Flip Flops 5 through 8 of each matrix
(Second Row)
3. Computer C Flip Flops 9 through 12 of each matrix
(Third Row)
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Each computer can read the entire contents of each matrix but can set only
those four bits in each ..matrix assigned to it. These matrices .are volatile and
their contents must be restored by the computers after loss of power for any reason*
the matrix section operates in one of three modes: .
1. Matrix interrupt scanning mode
2. Set one or all of the matrices mode
3. Sample one or all of the matrices mode .
The latter two modes are entered as a result of the matrix operation code
received as part of the control byte. The matrix section responds to commands
from one computer at a time. A sample operation is terminated automatically
when signals appear on the LP data bus to the output channel of the VCS.
2.2.4.2 Matrix Interrupt Scanning Mode Operation
This mode is the predominant mode of operation for the matrix section. The
matrix section is in this mode whenever power is applied and a set or sample
operation has not been commanded. In this mode, the voting mode signals to the
voting section are continuously developed and the S matrix is set according to
the status signals from the voter section upon receipt of a read status signal
from the voter section. The operating mode register is set according to the voting
mode signals to indicate which computers are involved in the voting.
The matrix interrupts from each input channel are scanned sequentially by
means of a four state counter. At each state of the counter one matrix interrupt
is tested. If the interrupt is not true, the counter increments and another
interrupt is tested. If the interrupt is true, the counter is held fixed to be
used to identify which matrix interrupt and therefore which computer is address-
ing the matrix section.
Bits one through three of BRB in the input channel whose interrupt was set
are read into the operation code register. The interrupt serviced line to the
input channel is set true for one bit time. The operation code is deciphered
and the proper set or sample mode is entered.
2.2.4.3 Sample Mode Operation
The sample all matrices operation starts with the states of flip flops Rl
through R8 copied into the matrix buffer register (MBR). The output request
(OREQ) signal to output channel is set true and the matrix section waits for the
output channel to set the output ready (OR) signal true. When OR goes true,
OREQ is set false and flip flops R9 through R16 are copied into MBR. OREQ is
set true again and the matrix section tests the OR signal. When OR goes.true,
the matrix section copies the states of flip flops PI through P8 into MBR and
OREQ is set true. When OR goes true, OREQ is set false and the states of flip
flops P9 through P15 are read into MBR and OREQ set true again. When OR goes
true, the matrix section goes on to sample the S matrix. The contents of the S
matrix are transferred to the output channel in the same way as that of the R
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and P matrices. When OR goes true after sending the last bits of the S matrix,
the matrix section goes tothe matrix: interrupt scanning mode.
The sample S matrix operation is a subset of the sample all matrices operation.
The mode control goes to the state where the contents of the S matrix are copied
into the MBR. The operation concludes as described in the previous paragraph.
The sample P matrix diagonal and operating mode operation is performed as
a sample S matrix operation except that elements PI, P6, Pll and P16 of the P
matrix and the four flip flops forming the operating mode register are copied
into the MBR.
2.2.4.4 Set Mode Operation . . ' . . . . '
The setting of the matrices consists of placing four bits in the R matrix,
three bits in the P matrix or zero setting four bits in the S matrix. The data
to go into the P and R matrices are received from the computer as an eight bit
byte. The R matrix data is always in bits 5 through 8 and the P matrix data always
in bits 1 through 4. ,
The set all matrices or set R and P matrices operations are essentially
the same operation. After setting the interrupt serviced line false, the matrix
section waits for the same matrix interrupt to go true again. When it does,
the contents of BRB of the input channel are read into MBR and the interrupt
serviced line set true for one bit time. The respective bits of MBR are read
into the proper flip flops in the R and P Matrices according to the settings
of the operation code register. The matrix section goes to the matrix interrupt
scanning mode if the operation was a set R or set P matrix operation or goes on
to zero the S matrix if the operation was set all matrices.
The set S matrix operation has the four flip flops of the S matrix identified
with the state of the matrix interrupt counter zero set. The matrix section
then goes to the matrix interrupt scanning mode.
2.2.5 Output Channel , ,
2.2.5.1 General
The output channel provides the interface between the computer system and
the VCS for data being sent to the computer and the interface between the LP data
bus and the VCS for data sent from the LP. The output channel also forms the
data path between the matrix section and the computer system. A block diagram
of the output channel is shown in Figure 2-8.
The LP/output channel interface consists of a data bus that is used to send
data serially between the LP and the VCS. Data words received over this bus are













































































































































































































































, , . F-,
S § b §'H 2 to 5 «£) H J O ^
a. u •< <
ill 1U to to £
































The computer/output channel interface consists of a parallel bus with data
being handled in bit parallel, byte serial fashion in eight bit bytes. Odd parity
is sent with each byte. The interface consists of:
Source Quantity
1. Data ..„-, 8
2. Parity : 1 ;
3. Data Strobe 1
4. Matrix Strobe A 1
5. Matrix Strobe B 1
6. Matrix Strobe C 1
7. Matrix Strobe D 1
8. Power Reset 1
The data, parity, power reset and data strobe lines are connected to all
computers in a party line fashion. The matrix strobe lines are assigned tp a
specific computer. LP data are sent to all computers using the data strobe signal
to indicate valid data ori the data lines. Matrix data are sent to one computer
by using one of the matrix strobe lines to indicate valid data on the data lines.
The output channel converts the serial data into parallel binary data in
eight bit bytes. Parity on the bytes sent tp the computer is generated such that
good or bad parity as received from the LP is sent on to the computer without
any change. The computer makes the decision on good or bad data as shown by parity.
The output channel operates in either of two modes:
1. Matrix data to computer mode
2. LP data to computer mode
The LP data to computer mode has absolute priority. The appearance of a signal
on the LP data bus causes the output channel to terminate the matrix data to computer
mode and to start the LP data to computer mode.
The power reset signal indicates that power to the VCS has.dropped below
operating levels sometime earlier and has just returned to normal. This loss
of power can be from normal shutdown and re-application of power or due to some
system transient on the power lines. This signal going true tells the computer
system that the P and R matrices must be reset before the VCS can perform any
operations. If a power transient were responsible for power reset being set true,
the computer also knows that the last operation in progress was not completed
successfully.
2.2.5.2 Matrix Data to Computer Mode Operation
This mode is entered if there is no signal on the LP data bus and the OREQ
signal from the matrix section goes true. The contents of MBR of the matrix
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section are read into the output buffer register (OBR) and parity generated for
the byte. The appropriate matrix strobe line is set true according to the signals
received from the matrix section. The OR signal is set true at the same time
for one bit time. After two bit times, the matrix strobe line'is set false.
The OREQ line is tested and, if true; the above operation is repeated. If the
OREQ signal is false, the output channel goes to the idle state.
2.2.5.3 LP Data to Computer Mode Operation
The mode is entered any time a signal is detected on the LP data bus to the
output channel. Timing is derived from the data bus to be used as the clock
in the output channel during this mode of operation.
The serial data are shifted one bit at a time from the receiver into a serial
to parallel converter (SPC). Odd parity is generated as the SPG is filled with
data. A bit counter is incremented one count each time a bit is read into the
SPC. When the counter reaches a count of eight, the contents of the SPC are read
into OBR and the parity read into the parity output flip flop. The data strobe
line is set true for two microseconds to let the computers read the data lines.
The SPC continues to receive data bits and the bit counter continues to
increment until the count of 16 is reached. The contents of the SPC are read
into OBR as before. This time the parity bit for the byte is not derived from
the data that is in OBR. The parity bit received from the LP is tested for value.
If this parity bit is a binary one, the parity bit for this data byte is made
the same as the parity bit for the previous byte. If the parity bit received
from the LP is a binary zero, the parity bit for the second byte is made the opposite
of that for the previous byte. In this way, the correctness of the parity received
from the LP is passed to the computer system with no change by the VCS. The
second byte is sent to the computer system as the first byte was sent.
The above actions are repeated until the signal on the LP data bus diasppears.
The output channel generates the proper parity for this last byte, sends it .to
the computer system and returns to the idle state. .?'.
2.3 VCS/COMPUTER INTERFACE .
This section describes the VCS operation from a system application standpoint.
The VCS device is designed for application in highly reliable, redundant
computer systems employing redundant data buses as the primary communication
paths between the computer system and other subsystems. The primary function
of the VCS in such a system is to control the transmissions on the data
bus through comparison/voting on redundant copies of data from the multiple
(up to 4) input channels (from redundant computers). It therefore has a dual
purpose: (1) prevent undetected transmission of erroneous data, and (2) detect
computer failures through data comparison/voting.
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Figure 2-9 is a block diagram of the application of the VCS in a qiiad redundant
system. Note that the VCS design does not include internal redundancy and therefore
the VGS is replicated in the system to the; redundancy/reliability level dictated;
by the overall system requirements..
2.3.1 Computer Interface Requirements ^
The design-of the VCS input and output channels is intended to provide
an efficient, interface with a wide variety of computer system •,designs. An eight
bit data byte was chosen because of its common usage and compatibility with .
the most popular computer word lengths (16, 24, § 32) as well as the 16 bit
basic word length to be used on the data bus. .
The IMte clock rate on the data bus requires a rate of 125K bytes/sec
at the computer/VCS interface. This rate must be sustained in both directions
simultaneously during a transmission over the data bus. With current CPU/memory
speeds, this requirement precludes use of a CPU program controlled I/O channel
to drive the VCS interface. An independently operating, but CPU-controlled,
I/O channel having direct access to the computer operating memory would appear
to be the most efficient design. Such an interface is common for magnetic
tape drives on small and medium-sip computer systems. A block diagram of a
 :.
typical interface design is shown in Figure 2-10.
Application of the VCS in a redundant system requires a means of synchronizing
I/O operations of the redundant computers. Since the data comparison/voting
process performed on data bus transmissions is serial on a byte basis, multiple
computers must be Asynchronous within 8-16 M sec* in initiating an I/O operation.
Once an operation is successfully initiated, all data is transmitted over
the VCS/computer interface upon VCS request where each computer must respond
within 8 |Usec. 'The Input/Output process is described in detail in Section
2.3.3; the primary implication in terms of computer interface requirements ;
is the need for a timing source to provide the necessary synchronization.
In order to utilize the voting logic in the VCS effectively, a self-test
signal is required from each computer. This signal should be controlled by
logic of the watchdog timer (dead man's switch) type which requires that the
computer maintain a specific, time-critical sequence of operations in order
to hold the self-test signal in its "Go" state.
In addition to the watchdog timer, the results of any other built-in-test
circuitry and program-controlled self tests should be "ored" to form the Go/No
g o signal wired t o t h e VCS(es). . . . . . .
*The precise requirement is that a given computer must transmit its control
byte no later than 15 j^sec after a majority of the control bytes have been














































































By transmitting one of the seven control byte configurations, a computer
can initiate one of the two types of VCS operations in the particular VCS addressed
by the control byte: •
1) Matrix operations - used to modify or sample the VCS mode/status data.
2) Input/Output operations - used to transmit/receive data over
the data bus between the VCS and the subsystems external to
the computer system.
Note that matrix operations can be initiated by a single computer and proceed
independently, whereas I/O operations can only be initiated through the "agreement"
of a majority of the non-failed computers in the system.
2.3.2.2 Matrix Operations
The six control bytes associated with VCS matrix operations are described
in Section 2.2. These are functionally quite simple and are used to modify/sample
the mode/status information associated with the three matrices in the VCS. The
matrices, designated P, R, § S, are all 4x4 where a row of each is associated
with each of the four input channels (computers).
The function of the three matrices is described below:
P-Matrix - This matrix determines the status of each of the
four computers. The diagonal elements of this matrix deter-
mine which of the computers is considered operational (i.e.,
non-failed). The other three elements of each row of the
matrix can be set by a control byte from the computer corres-
ponding to that row; these elements specify this computer's
opinion of the status of the other three computers. The
states of the diagonal elements are controlled by majority
voting logic which uses these 12 "opinions" and the 4 computer
self-test signals. The diagonal elements of the P-matrix are
then used to determine which computers are to be used by the
R-matrix in selecting the VCS operating mode.
A computer can load the three non-diagonal elements of its row, sample
the four diagonal elements, or sample the entire 16 element array. In a system
application, the load P operation would be performed during system initialization,
recovery from a power transient, or during reconfiguration subsequent to a computer
failure. Sampling the P-matrix diagonal would be performed on a periodic basis
in order to detect computer (or VCSj failures. The frequency of the sampling
period would be determined from the system requirements in terms of allowable
reconfiguration time, etc. Sampling the entire Pt-matrix is useful in diagnosing
a failure for isolation purposes and could be used to help resolve fault isolation
anomalies or during VCS tests.
R-Matrix - This matrix determines the operating mode of the
VCS. The VCS mode determines which computer(s) are to
participate in subsequent I/O operations. Sixteen modes
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are provided corresponding to all possible combinations of the
four computers. Each computer selects the mode it wants by . -
setting the four elements in its row (all zero's means "don't ':..
 Vi
care"). The actual mode is determined by majority voting
logic using only the mode selections of the computers which :
are considered operational (according to the P-matrix
diagonal). ! . • .
A computer can load the four elements of its row, sample the .entire 16
element array, or sample a four bit register which contains the current VCS
operating mode. Sampling the VCS operating mode register would be performed
any time the mode selection is to be changed, and on a periodic basis for failure
detection. Sampling the entire R-matrix is analogous to the corresponding
P-matrix operation and would be used to help resolve fault isolation anomalies
or during VCS tests. In a system application, the load R operation would be '
used to change VCS operating modes as a result of a system reconfiguration
(due to computer failure) or to transmit data of varying degrees of criticality.
Even in a highly redundant system some functions may not be sufficiently critical
to Warrant full parallel redundancy. After operating in a 3-way voting mode
for highly critical data, the VCS might be switched to a selector or comparator
mode for transmission of less critical data. An alternate operating procedure
might use one bus/VCS for critical data (3 or 4 way voting) and another bus/VCS
for less critical data (comparator or selector).
S-Matrix - This matrix stores the results of the voting
process performed during I/O.operations. The four rows
of this matrix are identical but "are duplicated to provide
an independent sample for each computer. Each of the four
elements of a row determine whether a computer disagreed,
i.e., was "voted out", during an I/O operation in which the
VCS mode said it was to participate.
A computer can clear (set to zero) the four elements of its row, sample
the four elements of its row, or sample the entire 16 element array. In a system
application, the S matrix sampling would be used to detect computer failures.
The frequency of the sampling would depend on the system requirements in terms
of allowable reconfiguration time, etc., however it would also be necessary/desirable
to test the voting logic of the VCS periodically during system operation. The
sampling operation would be used to obtain the results of the tests. Clearing
a row of the Srmatrix would generally be performed after a sample is taken
though this is not necessary if no voting discrepancies had occurred since
the last clearing operation.
Figure 2-11 is a flow diagram of the operation and timing of the computer/VCS
interface during the matrix operations.
2.3.2.2 Input/Output Operations
The term Input/Output operations refers to transmission over the serial




system and external subsystems. The VCS does not distinguish between input
and output since bidirectional transmission at the computer/VCS interface
occurs in either case, hence, a single control byte is used to initiate input
or output and the subsequent data transmitted is used at the subsystem interface
to determine whether data is being transmitted to, or requested from, the subsystem
being addressed.
Initiation of any VCS I/O transmission requires that the I/O control byte
be received from a majority (1-1, 2-2, 2-3, 2-4) of the computers indicated
by the current VCS operating mode. The actual transmission begins, 1) 16 jusec
after the control byte majority is received, or 2) when the control byte is
received from all computers indicated by the current operating mode. Once
initiated, the VCS transmission continues until the "End of Message" signal
is received from a majority of the participating computers. Note that the
control byte is not transmitted on the data bus.
As can be seen in Figure 2-3, the VCS contains an independent bus receiver
channel which detects data transmission on the serial bus, formats the data
into 8 bit bytes, and presents the data on the computer system interface. In
the case of an output operation the data on the bus is simply a feedback of
the data transmitted by the VCS. This feedback can be used by the computer
system to verify proper data transmission. In the case of an input operation,
the data on the bus is the result of a transmission from an external subsystem
and represents data to be stored by the computer system. Ndte that every 16
bits transmitted on the bus are followed immediately by a bit which represents
odd parity on the proceeding 16 bits.
As previously mentioned, the VCS does not distinguish between input and
output operations. Any transmission on the serial bus is monitored and presented
to the computer interface. The computer system software makes the decision
as to the functional significance of the data.
The VCS design does not constrain the format of data transmissions on the
bus except for the 16 bit word parity format. However, the VCS was designed
as part of a total system concept oriented toward highly reliable total system
operation. The following paragraphs describe the recommended system I/O approach.
2.3.2.2.1 Output
Figure 2-12 shows the message format for an output transmission. The
first word (two bytes) of the message (ignoring the control byte which is not
transmitted) is used to address the particular subsystem(s) and to identify
the message type. As this word and subsequent data words are transmitted by
the participating computers, the VCS performs a serial voting function according
to its current mode and transmits the majority opinion on the bus. The output
channel of the VCS receives the transmitted data and transfers it in 8 bit bytes
to the computer system. Each participating computer compares the received
data with its own version of the data (i.e., the data that it sent to the VCS).
The "feedback" of a data byte lags its transmission to the VCS by 8-15 y. sec.
When the data block is completed, a block parity word is transmitted. During





































is received and, based on the results of the feedback comparison during the
entire message, each participating computer selects either a "Go" or a "No
Go" word to transmit as the final word of the message. The Go/No Go word passes
through the VCS voting logic just as the rest of the message and can then be
used by the subsystem as a validation of the message transmission. Moreover,
the feedback of this word can be used by the participating computers to determine
whether the message should be re-transmitted (either on the same bus, or another
bus).
Note that the final event in the output process is the receipt of the
Data Strobe signal from the VCS to the participating computers. Since this
signal is common to all computers it provides a synchronizing point for subsequent
I/O operations.
Figure 2-13 is a flow diagram of the operation and timing of the computer/VCS
interface during an output operation.
2.3.2.2.2 Input
Figure 2-12 shows the message format for an input transmission. All communication
between the computer system and external subsystems is presumed to be initiated
by the computer system. Hence, an input transmission is initiated by an output
transmission of an "input request" message. Transmission of the input request
message is analogous to the output operation just,described except that a Go/No
Go word is not transmitted. However, the results of the feedback comparison
of the input request are used to determine whether the resultant input transmission
is valid.
The format of the subsequent transmission from the subsystem to the VCS
is somewhat flexible but would generally be headed by an "acknowledge" word
which is used to verify subsystem identification,.message length, subsystem
status, etc. For critical data, it is anticipated that the subsystem would
transmit its data over multiple bus/VCS links in order to provide a means of
verifying the transmission.
Figure 2-13 is a flow diagram of the operation and timing of.the computer/VCS
interface during an input operation.
2.3.3 Error Detection
Detection of errors/malfunctions is the primary function of the VCS device.
The VCS is designed to be independent from the remainder of the computer system
in terms of failure propagation. Therefore it is significant to consider the
effect of two categories of failures, VCS failures and computer failures.
The VCS has been specifically designed to detect the latter category. The design
has been further refined to insure that failures in the first category do not
propagate to other elements of the computer system and/or cause erroneous data
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It is intended that the P-matrices in redundant VCSes be used as the primary
status for the redundant computers in the system. By sampling the P-matrix
diagonals, any computer in the system can immediately determine the state of
the entire system as reflected by the majority consensus. This allows the recon-
figuration logic of the system to be readily distributed among the computers(presumably in the software) while avoiding the need for some sort of central -t
"hard-core", control. Note, however, that multiple VCSes must be utilized
in determining this status in order to protect against VCS failures.
Computer failures will be detected in one of two ways, 1) the self-test
signal goes false due either to loss of CPU program control, built-in-test
circuitry, or programmed self test or, 2) the voting status, S matrix, indicates
a disagreement. In the first case, the appropriate P-matrix diagonal will be
zero set immediately. In the second case, the "good" computers, upon noting
the S-matrix discrepancy, will modify their P-matrix rows to "vote out" the
indicated computer. •
It is interesting to note that previous studies have indicated that a high
percentage (901+) of computer failure modes can be detected by a combination
of programmed self-test and watchdog timer circuitry. This type of detection
also provides the most straightforward detection/reconfiguration procedure
in the VCS system.
Another area of significant concern is potential propagation of computer
failures to/through the VCS. The majority voting logic employed throughout
the VCS design is specifically intended to prevent failures from propagating
through the VCS; Moreover, in all but one area, the data channels between
the VCS and the computers are independent, dedicated wires and logic. The single
exception is the VCS output channel which is a byte-parallel bus to all computers
(with dedicated strobes for matrix data, however). It is intended that isolation
circuitry be provided at the computer interface to this bus to prevent a computer
failure from destroying operation on the bus.
2.3.3.2 VCS Failures ,
One of the primary goals of the simulation activity performed during this
study was to investigate the operation of the proposed VCS design in the presence
of logic gate failures. Of particular concern was the identification and elimination
of any "single point" failure modes in the design, where a single point failure
refers to a VCS failure which would propagate to some other element of the
computer system. This activity is described in Section 3 of this report.
In general, two techniques are employed in detecting and isolating VCS
failures. The primary means of fault isolation is the use of redundant VCSes
to allow comparison of results to provide isolation between computer and VCS
failures. The second technique is a periodic test of the voting logic in the
VCS to uncover malfunctions which, if not detected, could cause subsequent
computer errors to go undetected also.
2-35
When combined with the VCS testing, the normal operation of the computer/VCS
system provides a rather, comprehensive verification of the VCS device. When
an error is detected during system operation, a redundant VCS is used to determine
whether the error should be attributed to the VCS or to some other element
of the computer system.
2.4 RECQWENEED MECHANIZATION
The preceding paragraphs of Section 2 of this report have
described the functional requirements of the.VCS with respect to
its functional place in the operational system. Translation of >
this functional design (as described by the logical equations of
Appendix A) into hardware must take into account other aspects of
the system and the state of the art in available technologies. At
present, there are two major technologies that can be used to
mechanize the VCS with a low risk. These are the TTL bipolar and
four phase P channel MOS processes. To provide a subsystem with
the required performance and greatest flexibility, each process
must be looked at in terms of VCS needs and the decision made to
use either process exclusively or to use both to get the benefit
of the unique advantages of each process.
The VCS is to b,e used in systems where data are received
from and transmitted to many devices by the VCS. These devices
and systems may be present or future designs so the VCS should be
made to be capable of interfacing with the greatest number of
systems. In the near future (five to ten years) the technology
most used for system interfaces within a package will.-be. TTL.
Thus, the VCS.interface will have the greatest flexibility if it
is mechanized in TTL circuits.
A second way of looking at the role of the VCS in a system
is from the physical aspect. The VCS is to be an "add on" unit
placed inside of some host device. The design of the VCS should
be such that the host is impacted the least. The host is impacted
least if the VCS could be packaged as a component capable of being
mounted on a module in the host. The complexity of the VCS pre-
cludes this in the near future. The next level of low impact is
to have the VCS on one plug in module. Since the hosts and, /
therefore, the module size can vary with the system, the VCS
design should be made such that the physical layout can be
made at the same time as the host or when the host has been
decided upon. Relatively simple module layouts can be achieved
by mechanizing a unit with large scale integrated (LSI) devices
with much of the logical interconnections in the device instead
of on the module. This gives a fairly simple module that can
be quickly designed for the VCS to match the host.
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A third way of looking at the role of the VCS in the system
is from the power and heat aspect. To minimize the impact
on the host, the power required and, as a result, the heat ;
dissipated by the VCS s?iould be as low as possible. This will
either allow operation of the VCS using some of the reserve
capacity of the host or, if the host must increase its power
capability, lessen the loss of efficiency when the host is
operated without the VCS. It is a general fact that the more
functions that are placed on an LSI chip, the less power per
function that is required. This is due to the need for higher
drive for signals that go between two devices than for signals
that stay on the chip. The MOS process, however, permits smaller
transistors on the chip so that most functions per chip can
be achieved for equal chip areas than in TTL and these smaller
devices use less power. In addition to this, the use of four
phase clock logic eliminates direct DC paths to ground on the
chip. This means that power is dissipated only when the devices
on the chip change state and require the charging of a junction
capacitance.
The above discussion gives reasons to use four phnse MOS
devices for the logic mechanization of the VCS. Now, the decision
to use existing standard building block devices or to generate
new custom design devices must be made. Standard building
block devices do not require the design expense of custom design
but, since these blocks are designed to satisfy a wide variety
of applications, they carry functions that may not be useful.
Also, usually more than one device type is needed to obtain
the performance desired. Finally, since each application is
rather unique, some type of control must be custom designed
to control the standard devices. This is usually some custom '
MOS devices or a micro-program control unit. The use of a large
number of devices is in opposition to the requirements for
the physical and electrical aspects of the VCS. Since even
for the standard device design some unique design is required,
it was felt that the VCS would be more desirable if the most
efficient design was made by custom designing the necessary
devices. This decision is further helped by the fact that
the VCS can be separated into functional areas that can be
readily placed on a single chip.
The four phase MOS mechanization requires the generation
of a four phase clock for the MOS circuits. A square wave
signal having a frequency nine times that represented by the
VCS bit time is required from the host. The signal is converted
into a four phase clock by some TTL integrated circuits and a
standard hybrid thin film clock driver to provide the proper power
and interface to the MOS devices. The VCS bit time for this study
has been characterized as one microsecond but the VCS design is
such that the actual bit time can be selected anywhere between 0.8
and 3 microseconds without any change in VCS performance.
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In summary then, it is recommended that the .VCS he mechanized
with TTL integrated circuits, custom design four phase P channel
MOS/LSI devices and a hybrid thin f i lm clock driver. The TTL "
circuits are to be used to mechanize the following functions:
1. VCS/Host Interface
2. MOS/Bipolar and Bipola.r/MOS translation
3. Four Phase Clock Generation
The custom MOS/LSI devices are to be used to mechanize the
logical equations of Appendix A. Each functional area of the VCS
(as described in Section 2.2).' will require one MOS/LSI device
except the matrix section which will need two MO'S devices due to
the large number of control signals to the other areas of the VCS.
The entire VCS will be placed on a single plug in module with a
minimum of 40 square inches of area for component mounting. A
single connector having a minimum of 90 pins is.sufficient to meet
the VCS interface requirements..
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SECTION 3 . .
SIMULATION
A software simulation system was developed in order to evaluate the detailed
logic design of the VCS; in particular, the failure modes of the design.
3.1 SIMULATION SYSTEM DESCRIPTION
The software system developed to evaluate the detailed design of the VCS
device is an extension of the computer system simulation developed during the
Reconfigurable G§C Computer Study Contract. The current system consists of
two programs, the Logic Preprocessor Program and the Simulator Program. These
programs are written in the Fortran IV language and are designed for execution
on the IBM S360/85 at Autonetics or the XDS Sigma 5 at NASA MSC.
Essentially, the software is designed to provide a logic-level simulation
of the VCS device together with sufficient simulation of the VCS interfaces
to exercise and evaluate the proposed VCS design. Additionally, the simulation
software provides the capability to selectively introduce logic gate failures
into the simulated system.
Figure 3-1 is a block diagram of the system being simulated. Only the
VCS device is simulated at a logic element level. The necessary interface
functions (computers and local processors) are simulated accurately on a bit-by-bit
basis at the VCS logic clock rate; however, internal operation of the computer(s)/local
processor(s) is simulated at a functional level and only to the extent necessary
to provide an accurate VCS interface and to monitor operation of the VCS.
Figure 3-2 is a block diagram of the simulation system operation.
The VCS logic equations have been prepared in the form of a punched card
deck and this is the primary input to the simulation. The equations are written
in standard and/or notation using (+) for logical "or", (.) for logical "and",
and (-) for logical inversion. The number, 1, preceding a term name indicates
the one-set side of a flip-flop and 0, the zero-set side. All flip-flops are
assumed to be JK type; i.e., if both one-set and zero-set inputs are true,
the flip-flop changes state and if neither input is true, the flip-flop retains
its current state. All logic is clocked at a 1 MH rate implicit in the simulator.
Prior to executing the Simulator program, the VCS logic equation card deck
must be processed by a separate program called the Logic Preprocessor. This
program checks the equations for syntax errors, generates various listings
of the logic equations, and converts the logic into two separate formats:
1<> Logic Equation Subroutines - This is a direct translation
of the logic equations into a form compatible with the
Fortran IV language. These subroutines are then compiled
by the Fortran compiler to form executable program modules
which will simulate the VCS logic.
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2. Gate Equation Subroutines - This is an equivalent repre-
sentation of the logic except that the equations have been
expanded and intermediate terms defined such that each
logic gate is represented by a separate logic equation.
These subroutines are also in the Fortran language and
are subsequently compiled to produce executable program
modules (called fault modules) which will be used to
simulate logic gate failures during the subsequent simu-
lations. Note that there is a one-for-one correspondence
between logic equation modules and fault modules.
Additionally, the Preprocessor Program generates a dictionary of the logic
terms and various control tables which are required by the Simulator Program.
The Simulator Program consists primarily of three program modules: (1) Con-
trol Program, (2) Fault Generator, and (3) Interface Simulator.
The Control Program performs the executive functions in the simulation.
:
 The Fault Generator controls the simulation of logic failures. This is
accomplished by dynamically replacing a Logic Equation module with the corresponding
fault module. Any gate within that module can then be forced to a steady 1-state
or 0-state. Selection of gates to be failed, the type of failure, and the sequence
of failures is determined by fault control cards which are prepared manually
and supplied as input during the simulation.
The Interface Simulator dynamically controls/monitors the interface terms
to the VCS logic during the simulation. This interface is described in detail
in Section 2.3.
The four input channels to the VCS are controlled by a computer I/O simulation
which operates from prestored Exercise Sequences which are prepared manually.
The Exercise Sequences consist of combinations of the following operations:
1. Output to. LP . .
2. Input from LP ,
3. Reset S Matrix
4. Set P $ R matrices
5. Sample P § R modes
6. Sample all matrices
7. Sample S matrix
8. Compute Status
The first seven operations correspond directly to VCS commands. The "compute
status" operation consists of examining the results of previous VCS operations
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to determine if any VCS errors were detected.
The Local Processor (LP) interface is simulated by monitoring the data
bus output from the VCS logic, interpreting the commands, and verifying the
data transmitted. In this manner, an erroneous data transmission from the VCS
can be detected. . .
At the completion of an exercise sequence, one line of print is generated
which identifies the fault (if any) which was simulated and summarizes the status
computed by the computer I/O simulation and the LP interface simulation. A given
exercise sequence can be repeated as many times as desired while different
logic faults are simulated.
3.2 EVALUATION PROGRAM
3.2.1 Description
The purpose of the VCS design evaluation was twofold: (1) debug the logic
design and verify its conformance to the functional performance requirements, and
(2) investigate the failure modes of the VCS design. Of particular concern in
the failure mode investigation was identification and elimination of failures which
exhibit either of the following characteristics:
(1) Allow erroneous data to be transmitted on the data
bus with a "Go" code.
(2) Induce a failure (real or apparent) in some other
element of the system. ,
Failures which exhibit either of these characteristics potentially ',
represent "single point" failures in the system. The term single point failure
generally refers to a malfunction or failure mode in a given unit which renders
that unit nonoperable or which removes other subsystems (or the total system)
from operation. The first type is the more common use of the term single point
failure. This type is of interest where some form of redundancy is being em-
ployed internal to a given unit in order to allow for successful operation of
that unit after some number of internal malfunctions, it is generally very
difficult, if not impossible, to design a subsystem of any functional complexity
which does not contain some failure modes of this type.
As previously indicated, internal redundancy is not being used in the VCS
design. Rather, multiple VCSes would be employed in a system to allow the total
system to tolerate VCS malfunctions. Therefore, the second type of single point
failure is of concern in the VCS design; i.e., the design should preclude failure
modes which result in functional loss of any subsystem other than the VCS which
suffered the malfunction.
The Simulation System described in Section 3.1 was the primary tool
used in the design evaluation. As previously indicated, the VCS design has been
developed in the form of logic equations. These equations were prepared and
maintained in the form of a punched card deck. A listing of these equations in
their final form is included in Appendix A of this report.
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The first phase of the evaluation procedure consisted of executing the
simulation system using exercise sequences which exercise all the VCS control
byte commands, modes, etc,, to verify that the VCS design operates as expected
in a no-fault situation.
During simulation, the status of the VCS operation is recorded by the
Interface Simulator module. This status represents data that would be observed
by computer and LP hardware /software in an actual VCS system application and is
the data that would be used to detect and diagnose VCS malfunctions. The pri-
mary status information is summarized in Figure 3-3. The print out of the data
at the conclusion of an Exercise sequence simulation is used to analyze the re-
sults of a given run. Note that four sets of computer interface status are re-
corded corresponding to the information available to each of .the four computers
in the system.
The failure mode investigation was conducted using the simulator's capa-
bility to induce faults into the VCS logic during simulation. The type of failures
which were simulated are single logic element (gate) malfunctions of two types;
the gate fails to a constant true state or to a constant false state. The VCS
design contains approximately 2600 logic gates. Approximately 1400 gates are
used in the four input channels (350 gates/channel). Since these are identical
it is sufficient to simulate faults in only one channel. Therefore, approximately
1550 gates or 3100 specific fault cases were of interest in the failure mode
investigation.
The failure mode investigation consisted of executing various Exercise
sequences while inducing the simulated faults. The entire Exercise sequence must
be executed for each individual fault. Due to the amout of time required to
execute the simulation, the Exercise sequences had to be kept relatively short
and therefore each Exercise sequence would exercise only a portion of the logic.
For a given sequence, only faults in that porticn of the logic being exercised
were simulated. Once a particular fault case was "eliminated" it was not simu-
lated with subsequent Exercise sequences. "Eliminating" a fault required that:
(1) it be detected by the Interface Simulator as a VCS failure (equivalent to
detection by computer system software in an actual VCS system application), and
(2) no erroneous data transmissions went undetected (erroneous data transmitted
with a "Go" code, as determined by the LP Interface Simulator).
Fault cases which did not cause any detectable change in VCS performance
during a given Exercise sequence were retained in the list of faults to be simu-
lated with subsequent exercise sequences since this situation meant that either
the logic gate was redundant, i.e., unnecessary in the design, or the particular
Exercise sequence did not stimulate the precise conditions necessary to exercise
the gate. The latter sitUatibn is by far the more common.
Fault cases which caused either an undetected erroneous data transmission
or any degradation in performance without detection as a VCS failure were analyzed
individually to determine how to correct this situation. In this manner, a re-
fined VCS design was evolved together with an assurance .of acceptable operation
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3.2.2 Summary of Results
The first phase of the evaluation, debugging the logic design, proceeded in
a manner common to most design verification processes. A considerable number of
problems were uncovered and corrected but no changes of major significance were
required to the basic design concept/approach.
, Some observations concerning the computer/VCS interface were made during
the simulation activity and are worthy of note. As described in Section 2.3, the
VCS interface was designed to be generally adaptable to a wide range of computers.
The generality is necessary at this stage of the VCS system design since opti-
mization for a specific computer system would be premature. However, the timing
relationships necessary at this interface are rather critical due to the need to
maintain synchronization between computers when using the VCS in voting modes.
In particular, the timing during matrix operations in the VCS is variable
depending on the amount of activity in the other input channels. The computers
must account for this variable timing if subsequent voting operations are to
occur prior to a resynchronization of the computers. One way to operate the
system and avoid this problem is to perform all input/output voting operations
at the beginning of a time slot (some sort of interval timing is presumed to be
used as a primary synchronization source) followed by any desired matrix .oper-
ations* In this way computer synchronization need not be maintained during
the matrix operations. Moreover, the specific design of the computer I/O
interface will also affect the efficiency of the operation of the total com-
puter/VCS system. It is therefore suggested that in future application of the
VCS device/ care be taken in adapting the VCS interface to the specific chara-
cteristics of the computer I/O being used.
At the time of this writing, the failure mode investigation is still in
progress. The results to date substantiate the performance goals of the VCS
design. Some 1500 failure cases have been simulated and as yet no failure modes
of the type ;previously described have been identified. Logic design changes were
indeed made during the investigation but these were not required to overcome un-
desirable failure modes but were simply a fallout of the additional simulation
that was performed.
The results are not particularly startling or unexpected. The key to the
success of the VCS design in terms of failure management is the simplicity of
the failure detection process. Observing the results of the system operation
at the "end" of the chain, i.e., the data bus, provides very conclusive evidence
as to the operability of the system and, in particular, the VCS. Use of a majority
controlled validation code (the Go/No-Go word) to confirm/cancel each message on
the data bus appears to provide a foolproof means of "controlling" VCS failures
since the VCS is, by design, incapable of internally generating the Go code. (One
can of course, always postulate some intricate sequence of failures and conditions
which could cause a precise duplication of the serial bit pattern of the code, but
from a practical standpoint such as exercise is rather meaningless).
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Moreover, using multiple copies of the VCS in the system provides the
most straightforward means of isolating VCS failures; i.e., comparison of the
results of performing identical operations with two units.
Therefore, the overall conclusion from the results of the failure mode in-
vestigation to date is that the proposed VCS design is indeed free of the failure
modes of the type described. This conclusion may seem optimistic or premature
but from observation of the system performance during the investigation to date
the writer feels confident that the conclusion is valid.
Table 3-1 summarizes the fault simulation results.
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The VCS design optimized for minimum parts count can be
mechanized with six different IDS/LSI circuit types. Of these six circuits,
only one device, an eight bit multiplexer circuit, is presently available
as an off-the-shelf standard NDS/LSI circuit. The remaining five circuits
are all unique to VCS and would have to be developed. This represents a
substantial investment in device development alone.
An alternate design approach which could reduce the development
cost and still result in relatively efficient use of MOS/LSI circuits is to
mechanize the control logic of the VCS with a microprogrammed control unit.
Microprogramming is a feature which allows the control function of the VCS
to be mechanized with a read only memory (ROM). High density ROMs are readily
available from a number of LSI manufacturers. The process of fabricating a
ROM device with the desired bit pattern is simple and relatively inexpensive.
Although this design approach may not result in an optimum design from the
standpoint of component count, it appears to offer two significant advantages:
(1) reduced development cost, and (2) flexibility to adapt the VCS to
different system requirements. Therefore, it is recommended that tloe micro-
programmed VCS design be initiated and carried to a point where the two
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CPU - Central Processor Unit
FOOS - Fail-operational-fail-operation-fail-safe
IOP - Input Output Processor
LP - Local Processor
ROM - Read Only Memory
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Input Channel Term Definition





































Mode Control / '; r",' c'
Signal to computer requesting the next byte of data
Logic signal indicating bad parity on byte received
from conputer
Stores parity generated on input -byte
Intermediate results in the generation of odd
parity for the incoming byte
V • •
> • - '•• -;- ' • -,
. ' . ;
Register to store the data received from the computer
The input data lines from the computer
Parity input line from the computer
Data strobe line from the computer
Indicates when the contents of BRA are to be loaded
; into BRB
Buffer register used to transfer data from the
input channel to the voter or matrix sections
Holds the parity bit for use. by the voter section
Signal to the computer indicating bad parity on
last transmission and requests repeat transmission.
Indicates when the BRB register holds valid data
for the voter section use.
Indicates who;ther the address of the control byte
received is the; correct one.
Stores the parity bit sent over by the computer
Temporary store for parity received on even numbered
bytes from the computer
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TABLE I (cont.)






Stores the end of message signal from the computer
Generates the end of operation signal to the voter
-section







Generates the matrix interrupt to the matrix sec-
tion
Identifies the status of the interfacing computer
as defined by the computer self test capability




















































•; , TABLE ii .,' . ;•
Section Term Definition
' ' ' ' " DEFINITION
.Bit Counter
Identifies the reset mode for the voter section.
Counter to time start of voting
- »• ' • • j
Stores the .results of the voting that are to be
sent out to the LP.
Identifies when the data word is being voted upon.
Mode Control
-
Generates and stores the status of the data from
each input channel with respect to the voter out-
put (VBR).
Identifies when the voting operation is ended.
Identifies when the majority of the BRBF signals
from the input channels involved in the voting are
set true.
Indicates start of voting for three-way or four-
* way modes.
Indicates to the output channel when a voting mode
is to begin.
Starts timer in comparator mode.
Identifies when the status register can be read
into S matrix.
Identifies when voting on parity is done during
comparator three-way or four-way voting modes.
Identifies when votingon data words is done during
a selector mode.
Identifies when voting on parity is done during
a selector mode.
Identifies when voting is done for comparator,
three-way and four-way voting modes.
Identifies when voting is being done for a selector
voting mode.
Identifies when the counter timing the start of
voting has overflowed. ,



















Identifies when the condition for voting
during a comparator mode has been met.
Identifies when the data in buffer register B
of the input'channel is to be shifted.
Counts data bytes that have been processed
by the voter.
Identifies when-voting has been finished on
an eight bit byte.
Identifies when' status due to the voting
process is valid.
Identifies conditions to be met for agreement
during voting.
Identifies conditions to be1 met for agreement
during voting. ,
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• TABLE .III., .; • ;
 ;-. .
Output Channel Term Definition
TERM FLIP FLOP; ' DEFINITION
MCOC1 through Y
MCOC5 ,
RDATA . . N
ODTST ,. Y
MS Y




















 ;, Mode Control
-: Sets.-.bit, counter to one after receiving sync
. :. : ... code.:.- -.. ' . ; ; . • -"'•: , . '. ' •
;
 : P^ta strobe for sending LP data to all computers
Matrix strobe for sending matrix data to the
. computer
Individual strobe line to each computer used
for sending matrix data to a single computer
>
Indicates readiness of output channel to the voter
and matrix section for receiving data.
Serial to parallel converter
Buffer register to store data being sent to the
computers
Indicates when the contents of the serial to
parallel converter are to be read into the output
buffer register.
Indicates when the contents of the matrix buffer
register are to be read into the output buffer
register.
Data from the LP data bus receiver
Parity generator for serial data
Parity signal to the computer
Bit counter for serial to parallel conversion
Indicates the reset mode
Parity generator for parallel data






Indicates when a matrix operation must be terminated
due to an LP operation using the output channel.
Indicates when a signal is present on the data
line from the LP
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TABLE III (Cdfit. ).
TERM FLIP FLOP . DEFINITION '
MSI, MS2 Y Register to generate the proper matrix strobe
to the desired computer
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TABLE TV <• r . " : . .





































N Indicates when the contents of the matrix buffer











Indicates which flip flops of the R Matrix are to
receive the data from the MBR.
^
Indicate the four states of the matrix interrupt
scanning counter.'
Y P Matrix
N .Indicates when the contents of the MBR are to be






Indicates which flip flops in the P Matrix are













Identifies the particular status bit being read
from the voter section.
(



























Identifies the reset mode
Identifies when the S Matrix flip flops are to be
zero set.




































































































































FLIP 'FLOP - DEFINITION
N j Identifies failed or don't care settings of the
„ I P and R Matrices.
H , . , - . . ; . .; :-.- .


































Indicates that valid data are in the MBR
ready for use by the^output channel.
Indicates that the matrix interrupt has been
honored. .
Identifies the particular matrix interrupt
being honored.
Indicates a change of mode due to new data
being placed'in the R Matrix.
Matrix interrupt scanning counter
Register for storing matrix operation codes
Identifies the input channel that is to
supply the matrix operation code.
Matrix buffer register for data coming into or
going out of matrix section
Identifies which input channel BRB is to be
read into the MBR.
Identifies when a BRB of an input channel is
to be read into the MBR.
Identifies the two eight bit bytes that repre-
sent the contents of the R Matrix.
Identifies the two eight bit bytes that repre-
sent the contents of the P Matrix.
Identifies the two eight bit bytes that repre-


























Identifies when the computer identifica-
tion terms are valid.
Identifies which computer is being used
in the voting mode being performed
Identifies -when the operation code
register is to be cleared to all zeros.
Identifies the arrival of a matrix inter-
rupt signal from an input channel
Identifies when the P matrix diagonal
and operating mode register states are
to be copied into the matrix buffer
register.
Operating mode register to store the
information as to which computers are
defined by the P and R matrices to be







The following diagrams show the step by step operation of each of





On each chart, the numbers in brackets refer to the decinal equiva-





RESET. ALL.FLIR FLOPS ';'. .
EXCEPT "DONE"
TEST DATA STROBE LINE
(1)
DATA STROBE TRUE
READ DATA LINES INTO BUFFER
REGISTER A
READ PARITY INTO PARITY. FLIP FLOP
(2)





(PARITY GOOD) (WRONG ADDRESS)
PARITY BAD
(34)
READ TYPE FIELD FROM BUFFER
REGISTER A INTO TYPE CODE
FLIP FLOP AND DECODE







DELAY ONE BIT TIME
SET NEXT BYTE LINE TRUE
SET DONE FLIP FLOP FALSE
TEST DATA STROBE LINE .
DATA STROBE TRUE
(5)
SET NEXT BYTE LINE FALSE
SET PARITY BAD LINE FALSE
READ DATA LINES INTO BUFFER REG A











SET NEXT BYTE LINE TRUE




SET S „.- SAMPLE
MATRIX X
^ 1b ^V
' TEST INTERRUPT SERVICED LINE




READ DATA LINES INTO BUFFER REGISTER A
READ PARITY INTO PARITY FLIP FLOP
SET NEXT BYTE LINE FALSE
(39)
TEST PARITY
PARITY BAD PARITY GOOD
(55) (40)
SET PARITY BAD LINE TRUE
TEST DATA STROBE LINE
1
SET MATRIX INTERRUPT LINE TRUE
TEST INTERRUPT SERVICED LINE
DATA STROBE TRUE (41) iTRUE
READ BUFFER REG A INTO BUFFER REG B
SET MATRIX INTERRUPT LINE FALSE







READ BUFFER REG A INTO BUFFER REG B
SET BUFFER REG B FULL INDICATOR
SET NEXT BYTE LINE TRUE
SET PARITY BAD LINE TRUE
TEST DATA STROBE LINE
(8)




READ DATA' LINES INTO BUFFER REG A
READ PARITY INTO PARITY FLIP FLOP







FORM PARITY ON TWO BYTES
FOR SERIAL OUTPUT AND
STORE IN PARITY FLIP FLOP
TEST LOAD BUFFER REG B LINE
FALSE 'END
SET PARITY BAD LINE TRUE
TEST DATA STROBE LINE
DATA STROBE TRUE
(TRUE) (END)
READ BUFFER REG A INTO BUFFER REG B
SET NEXT BYTE LINE TRUE
TEST DATA STROBE LINE
DATA STROBE TRUE
(13)
READ DATA LINES INTO BUFFER REG A \
READ PARITY LINE INTO PARITY FLIP FLOP
SET NEXT BYTE LINE FALSE I
SET PARITY BAD LINE FALSE I




PARITY GOOD PARITY BAD
(15) (30)
TEST LOAD BUFFER REG B LINE
(16) TRUE
SET PARITY BAD LINE TRUE
TEST DATA STROBE LINE
READ BUFFER REG A INTO BUFFER REG.B
SET NEXT BYTE LINE TRUE




READ DATA LINES INTO BUFFER REG A
READ PARITY LINE INTO PARITY FLIP FLOP
READ END OF MESSAGE LINE INTO FLIP FLOP
SET NEXT BYTE LINE FALSE
SET PARITY BAD LINE FALSE
(18)
(19) ^ "
FORM PARITY ON TWO BYTES FOR
SERIAL OUTPUT AND STORE IN
PARITY F. F. TEST FOR CONDITION:
A. LOAD BUFFER REG B LINE
B. END OF MESSAGE TRUE




TY GOOD ^T^ PARITY BAD
(50)
SET PARITY BAD LINE TRUE




TEST LOAD BUFFER REG. B LINE
FALSE
(21) 1TRUE
READ BUFFER REG A INTO BUFFER REG B
SET DONE LINE TRUE








TEST MATRIX SECTION. FOR MODE








TEST FOR EITHER BUFFER REG. B
FULL INDICATOR OF SPECIFIED
INPUT CHANNELS TO BE SET
TEST BUFFER REG B FULL
v INDICATORS OF INPUT CHANNELS
SPECIFIED BY MATRIX SECTION










B. ALL BUFFER REG B FULL
INDICATORS FOR SPECIFIED
INPUT CHANNELS SET-
B TRUE EITHER CONDITION MET
(5)
SHIFT MOST SIGNIFICANT-BIT OF
BUFFER REGISTER B OF INPUT
CHANNELS SPECIFIED INTO VOTER
PLACE RESULTS OF VOTING INTO
VOTER.BUFPER REGISTER
SET VOTER STATUS REGISTER .




SHIFT MOST SIGNIFICANT BIT OF BUFFER
REGISTER B OF INPUT CHANNELS SPECIFIED
INTO VOTER PLACE RESULTS OF VOTING
INTO VOTER BUFFER REGISTER
SET VOTER STATUS REGISTER
INCREMENT BIT COUNTER BY ONE -




SHIFT MOST SIGNIFICANT BIT OF BUFFER
REGISTER B OF INPUT CHANNELS SPECIFIED
INTO VOTER PLACE RESULTS OF VOTING
INTO VOTER BUFFER REGISTER
SET VOTER STATUS REGISTER
INCREMENT BIT COUNTER BY ONE
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
SET LOAD BUFFER REG. B LINE TRUE
(8)
SHIFT MOST SIGNIFICANT BIT OF BUFFER
REGISTER B OF INPUT CHANNELS SPECIFIED
INTO VOTER PLACE RESULTS OF VOTING
INTO VOTER BUFFER REGISTER
SET VOTER STATUS REGISTER
INCREMENT BIT COUNTER BY ONE
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
SET LOAD BUFFER REG B LINE FALSE
CHANGE STATE OF CYCLE FLIP FLOP






SHIFT PARITY FROM INPUT
CHANNELS INTO VOTER
PLACE RESULTS OF VOTING INTO
VOTER BUFFER REGISTER .
. SET VOTER STATUS REGISTER
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
TEST DONE LINES FROM SPECIFIED
INPUT CHANNELS ,
ALL DONE
NOT ALL DONE >©




A. NEW MODE DISCRETE TRUE
B. BUFFER REGISTER B FULL INDICATOR
. OF SPECIFIED INPUT CHANNEL SET
(26)
B TRUE (A TRUE)
(B FALSE)
SHIFT MOST SIGNIFICANT BIT OF
BUFFER REGISTER B OF SPECIFIED
INPUT CHANNEL INTO VOTER
BUFFER REGISTER




SHIFT MOST SIGNIFICANT BIT OF
—B UFFER-REGISTER B-OF-SPECFIED-
INPUT CHANNEL INTO VOTER BUFFER REG.
INCREMENT BIT COUNTER BY ONE .
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
(28).
I BC = 6 BC
SHIFT MOST SIGNIFICANT BIT OF BUFFER
REG B OF. SPECIFIED INPUT
CHANNEL INTO VOTER BUFFER REG
INCREMENT BIT COUNTER BY ONE
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
SET LOAD BUFFER REG B LINE TRUE
(29)
SHIFT MOST SIGNIFICANT BIT OF BUFFER
REGISTER B OF SPECIFIED INPUT
CHANNEL INTO VOTER BUFFER REG
INCREMENT BIT COUNTER BY ONE
SHIFT ONE BIT FROM VOTER BUFFER
REGISTER INTO TRANSMITTER
SET LOAD BUFFER REG B LINE FALSE
CHANGE STATE OF CYCLE FLIP FLOP
CYCLE = 0 CYCLE = 1
(30)
SHIFT PARITY BIT.FROM SPECIFIED
INPUT CHANNEL INTO VOTER BUFFER REGISTER
















TEST MATRIX INTERRUPT II
INCREMENT MATRIX INTERRUPT
COUNTER BY ONE
. I FALSE TRUE








READ BITS 1 3 OF BUFFER REG B
OF INPUT CHANNEL INTO OPERATION
CODE REGISTER
SET INTERRUPT SERVICED LINE TRUE















SET INTERRUPT SERVICED TRUE
READ BUFFER REGISTER B INTO
MATRIX BUFFER REGISTER
(5)
SET INTERRUPT SERVICED FALSE
READ BITS 1-^ 3 OF MATRIX BUFFER
REGISTER INTO P MATRIX AND/OR
READ BITS 5*8 OF MATRIX BUFFER
REGISTER INTO R MATRIX




SET S MATRIX TO ZERO
(0)
RESET.EVERYTHING BUT THE
. MATRIX INTERRUPT COUNTER
RETURN TO TESTING MATRIX
INTERRUPTS AT POINT




READ ROWS 1 AND 2 OF R MATRIX
INTO MATRIX BUFFER REGISTER
SET OUTPUT REQUEST LINE TRUE
TEST OUTPUT READY LINE
(8) ^ TRUE
(9)
RESET MATRIX BUFFER REGISTER .
SET OUTPUT REQUEST LINE FALSE
READ ROWS 3 AND 4. OF R MATRIX
INTO MATRIX BUFFER REGISTER
SET OUTPUT REQUEST LINE TRUE
(10)
TEST OUTPUT READY LINE
"3 [TRUE
(ii) J •
SET OUTPUT REQUEST LINE FALSE
RESET MATRIX BUFFER REGISTER
(12) _
READ ROWS 1 AND 2 OF P MATRIX
INTO MATRIX BUFFER REGISTER
SET OUTPUT REQUEST. LINE TRUE
TEST OUTPUT READY LINE
(13) '^ TRUE
(14)'
SET OUTPUT REQUEST LINE FALSE
RESET MATRIX BUFFER REGISTER
READ ROWS 3 AND 4 OF P MATRIX
INTO MATRIX BUFFER REGISTER




TEST OUTPUT READY LINE
(16) TRUE
SET OUTPUT REQUEST LINE FALSE
RESET MATRIX BUFFER REGISTER
<=> (17)
READ ROWS 1 AND 2 OF S MATRIX
INTO MATRIX BUFFER REGISTER
SET OUTPUT REQUEST LINE TRUE
TEST OUTPUT READY LINE
(18) TRUE
SET OUTPUT REQUEST LINE FALSE
RESET MATRIX BUFFER REGISTER
(19)
READ ROWS 3 AND 4 OF S MATRIX
INTO MATRIX BUFFER REGISTER




TEST OUTPUT READY LINE
TRUE
READ PI, P6, Pll AND P16 OF P MATRIX
INTO BITS 1 4 OF MATRIX BUFFER REG.
READ OPERATING MODE REGISTER INTO
BITS 5 8 OF MATRIX BUFFER REG.
SET OUTPUT REQUEST LINE TRUE






RESET ALL FLIP FLOPS
(1)
TEST FOR CONDITION:
A. SIGNAL PRESENT :
B. MATRIX OUTPUT REQUEST TRUE
B TRUE
(2)
READ MATRIX BUFFER REGISTER
INTO OUTPUT BUFFER REGISTER
GENERATE PARITY
SET OUTPUT READY LINE TRUE
(3)
SET MATRIX STROBE LINE TRUE




SET MATRIX STROBE LINE FALSE




SHIFT ONE BIT FROM RECEIVER
INTO SERIAL TO- PARALLEL CONVERTER
SET BIT COUNTER TO ONE
SET OUTPUT READY LINE TRUE
(28) I
SHIFT ONE BIT FROM RECEIVER
INTO SERIAL TO PARALLEL CONVERTER




READ SERIAL TO PARALLEL CONVERTER
INTO OUTPUT BUFFER REGISTER
SHIFT ONE BIT FROM RECEIVER
INTO SERIAL TO PARALLEL CONVERTER
GENERATE PARITY FOR BYTE




INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
SET DATA STROBE LINE TRUE
(31)
INPUT ONE BIT FROM RECEIVER AND-
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
(16)
INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
SET DATA STROBE LINE FALSE
(18)
I BC = 16
BC t 16
INPUT PARITY FROM RECEIVER
READ SERIAL TO PARALLEL CONVERTER
INTO OUTPUT BUFFER REGISTER





INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
GENERATE PARITY FOR BYTE
(20)
INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
SET DATA STROBE LINE TRUE





INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER




INPUT ONE BIT FROM RECEIVER AND
PLACE IN SERIAL TO PARALLEL CONVERTER
INCREMENT BIT COUNTER BY ONE
SET DATA STROBE LINE FALSE





GENERATE PARITY FOR BYTE
SET DATA STROBE LINE TRUE.
INCREMENT BIT COUNTER BY ONE
BC = 2
SET DATA STROBE FALSE












r aPplication in fault tolerant data
1.1 REQUIREMENTS
The VCS shall be capable of performing various types of voting
operations upon digital data received from up to four data sources. The
voting modes shall be commanded by the data sources and shall be modified
as a function of the failure detected in the data sources.
2.0 ITEM DEFINITION






The normal configuration would be one of each section and four
input channels. The number of input channels used can vary from one to four.
2.1.1 ITEM DIAGRAM
The relationship of the VCS to other equipment is shown in Figure C-l.
2.1.2 INTERFACE DEFINITION
2.1.2.1 INPUT POWER













Figure C-l. VCS Interface
C-2
2.1.2.1.1 Power Interruption
The VCS shall not be damaged by the interruption of the input power
for_any time period. During^ application^ of-power-.—the-VGS-sha-1-1— be-forced
"into an initialize node with all outputs held in the false state.
2.1.2.2 Signal Interface
The signal interface of the VCS with other equipment shall be TTL
compatible. VCS outputs sliall be capable of driving up to five standard TTL
loads. VCS inputs sliall present one standard TTL load.
2.2 CHARACTERISTICS
2.2.1 BLOCK DIAGRAM
A block diagram of the VCS is shown in Figure C-2.
2.2.2 INPUT CHANNEL
The input channel shall provide the interface between the data source
and the VCS for data transfers to VCS.
2.2.2.1 Operation
The input channel shall operate under the control of the data source.
The data source will command starting and stopping of operations. Data are
received by the input channel as,nine bit bytes in bit parallel and byte serial
fashion. The first byte transferred during an operation shall:be a control byte.
Each byte will.contain odd parity indication. The input channel shall perform
all operations according to the logical equations in Paragraph 3.1.
2.2.2.2 DATA FORMAT
The input channel shall be capable of accepting and handling control
and data bytes. The control byte is comprised of the following:
Bit Position in Byte Field Definition
1, 2, 3 Operation These three bits specify the matrix
operation to be performed
4 Type This bit specifies a voting operation
•- (binary zero) or a matrix operation
(binary one).
5, 6, 7, 8 VCS Address These four bits specify the VCS being
accessed
9 Parity This bit forms odd parity for the byte
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2.2.2.2.1 Operation Field Codes
The operation field of the control byte shall have the following
definition:
B i t Operation t o b e Performed • - . . - .
3 2 1
000 Set R and P matrices to value; set S matrix to zero
001 Set R and P matrices to value
Oil Set S matrix to zero
100 Sample all matrices
110 Sample P matrix diagonal and operating mode register
111 Sample S matrix
2.2.2.3 DATA SOURCE INTERFACE
The interface between the input channel and the data source shall
consist of the following signals:
1. Data 8
2. Parity 1
3. Data Strobe 1
4. End of Message 1
5. Computer No-Go 1
6. Next Byte 1
7. Bad Parity 1
2.2.3 MATRIX SECTION
2.2.3.1 FUNCTION
The matrix section shall define the voting mode of the voter section
according to the contents of the P and R matrices. The S matrix shall be set
according to the status signals from the voter section. All matrices shall be
capable of being set or sampled by the data sources in a random fashion. The




The matrix section shall consist of the voting mode (II) matrix, . .
the data source status (P) matrix, the voting status (S) matrix, a buffer
register, and a mode control. . ; , .
2.2.3.2.1 R Matrix
: The R matrix shall consist of 16 data bits, four bits set by each
computer in the complex. These 16 bits shall determine the operating mode
of the VCS and which computers are involved* The mode determining logic
shall be modified by the P matrix. A mode shall be entered if a majority of
the non-failed computers input identical .four bit codes to the R matrix. The
modes are:
a. Four ivay voting - data from all four computers must be
.••••:• compared in the voter to determine .a majority.
b. Three way voting - data from three computers shall be
compared in the voter. The computers involved sliall
be indicated by the presence of ones in the matrix.
c. Two way voting - data from two computers shall be
compared in the voter. The computers involved shall.be
indicated by the presence of ones in.the matrix.
d. No voting - one input channel is connected to-the LP,
data bus.
2.2.3.2.2. P Matrix
The P matrix shall consist of 16 bits, four set by each computer.
These bits shall represent the operating conditions of 'all computers as deter-
mined by each computer. A binary zero in any position of the matrix shall
indicate a failed computer as determined by another computer. The matrix takes
the form as follows:
Computer Doing the Fault Determination
I II III IV
Computers I *
Being I I * . . .
 ;
Studied III *
IV * - •;•' ;- :. .. -: '.,
,.,-. . ,. *Indicate the diagonal positions
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A binary zero in a diagonal position as shown shall indicate that
that computer is failed and its outputs shall be disregarded. The failed
computer's entry in the U matrix shall be ignored in the mode determination.
The diagonal—terms-shall—be-set—to zero-as—follows:—
a. The computer no gp discrete is true or
b. A majority of the non-failed computers have indicated
the computer is bad by the entries in the P matrix
2.2.3.2.3 S Matrix
The S matrix shall consist of 16 bits, four for each computer. This
matrix shall indicate the status of the data received by the VCS according
to the voting process. Binary ones shall be placed in the matrix to indicate
that a computer's data did not agree with the majority data from the voter.
2.2.4 Voter Section
The voter section shall compare the data from the input channels
according to the P and R matrices. Data meeting the requirements of the voting
mode are placed on the LP data bus. The voting modes are those described in
paragraph 2.2.3.2.1. The voter section shall perform according to the logical
equations of paragraph 3.3.
2.2.5 Output Channel
2.2.5.1 Function
The output channel shall be the formatting and interface capability
for data sent to the data sources from the VCS and for data sent to the VCS
over the LP data bus. The output channel shall be capable of transferring data
from the matrix section to the data source. The output channel shall operate
according to the logical equations of paragraph 3.4.
2.2.5.2 Data Format
The output channel shall receive serial data consisting of seventeen
bits per word in multiple word messages over the LP data bus. The seventeen
bits include sixteen data bits and one parity bit for odd parity. The output
channel shall send data to the data sources as nine bit bytes in bit parallel
and byte serial fashion. Bach byte shall have eight bits of data and one
parity for odd parity.
2.2.5.3 Data Source Interface
The interface between the data source and the output channel shall
consist of the following signals:
C-7
'"... ' .1. /Data ....;;. ; ."':. '8 ~;' -'•" '.' " ' .• • " '""' • --.
2. Parity' 1'
3. Data"Strobe 1 :
; ;';' 4. ^Matrix Strobe/I .1 ... ""./..'..'. •'/.'.
5. Matrix Strobe II 1
6. Matrix Strobe III 1
' . V 7. Matrix Strobe IV 1
2.2.6 Clock Generator
The clock generator shall be capable of accepting a square wave
signal having a frequency of nine megahertz and generating a, four phase
clock as shown in Figure C-3.
3.0 Logical Equations
3.1 Input Channel
These equations are part of Appendix A and will not be repeated here.
3.2 Matrix Section
See Appendix A
3.3 Voter Section
See Appendix A
3.4 Output Channel
See Appendix A
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